Functional validation is a major bottleneck in microprocessor design methodology. Simulation is the widely used method for functional validation using billions of random and biased-random test programs. Although directed tests require a smaller test set compared to random tests to achieve the same functional coverage goal, there is a lack of automated techniques for directed test generation. Furthermore, the number of directed tests can still be prohibitively large. This paper presents a methodology for specification-based coverage analysis and test generation. The primary contribution of this paper is a compaction technique that can drastically reduce the required number of directed test programs to achieve a coverage goal. Our experimental results using a MIPS processor and an industrial processor (e500) demonstrate more than 90% reduction in number of directed tests without sacrificing the functional coverage goal.
INTRODUCTION
Verification complexity is increasing at an alarming rate since it is directly proportional to the design complexity growth of modern processors. A major challenge is how to reduce the overall functional validation effort. In the current industrial practice [1, 16] , random and biased-random test program generation at architecture (ISA) level is most widely used for simulation-based validation to uncover errors early in the design cycle. A test program consists of a sequence of instructions. Compared to random or biasedrandom tests, directed test generation can significantly reduce overall validation effort since the shorter tests can obtain the same coverage goal. The number of directed tests can still be extremely large. Therefore, there is a need for efficient test reduction techniques.
In directed test generation, although a test is generated for activating a particular functional fault, it may go through several pipeline stages and paths over multiple clock cycles to reach the target fault. Therefore, there is a high probability that the test can accompany multiple pipeline interactions before and after it reaches the target functionality. Based on this fact, we present an FSM coverage-directed selection of minimal fault set to reduce the number of functional tests required for validation of pipelined processors. The goal is to generate a reduced set of test vectors without sacrificing the coverage requirement. It is important to note that we perform compaction of required faults before test generation and therefore only need to generate a reduced set of tests. This is in contrast with the existing test compaction approaches, especially in the domain of manufacturing test, where compaction is performed after test generation, therefore, the existing approaches does not reduce the cost of test generation. Our approach can significantly reduce the test generation cost as well as the overall validation effort using the reduced set of functional tests. Figure 1 shows the overall flow of our fault selection and associated test generation methodology. From specification of a processor, we create a finite state machine (FSM) model and define FSM state and transition coverage metrics based on pipeline interactions. FSM compaction is performed before test generation by eliminating the states and the transitions that are illegal, redundant, or unreachable based on design constraints. The remaining states and transitions are represented in the proposed binary format. One of the un-covered states or transitions is chosen as a target for directed test generation. A path in FSM is traversed from a given point by tracing backward to an initial state and tracing forward to a final state from that point. During the trace process, we select an uncovered transition to minimize test redundancy as well as test volume. The number of uncovered states and transitions are reduced by eliminating the states and transitions on the path. We use model checking to generate a test program to exercise the path. Path selection and test generation continues until all states and transitions are covered. This paper makes three important contributions. First, we propose a simple but efficient FSM model of pipelined processors. Second, we define FSM state and transition coverage based on pipeline interactions. Finally, we propose efficient techniques for fault selection and test generation to reduce overall validation effort.
The rest of the paper is organized as follows. Section 2 presents related work addressing FSM modeling and test compaction in the context of test generation. Section 3 describes our FSM modeling and functional coverage for validation of pipelined processors. Section 4 presents our test compaction technique. Section 5 describes coverage-driven test generation followed by a case study in Section 6. Finally, Section 7 concludes the paper.
RELATED WORK
FSM model-based test generation has been developed for validation of pipelined processors where an FSM model is used to generate a test suite based on state, transition, or path coverage [2, 20] . A significant bottleneck in these methods is the high complexity of FSM models, resulting in state explosion problem. To alleviate FSM complexity, abstraction techniques have been proposed [3, 8, 13, 15, 17] . The abstract FSM models provide feasible ways of concrete test generation. Abstract tests are generated from the abstract FSM and then they are converted into test programs. Compared to the existing approaches, our FSM model is easy to create and analyze because its states describe the functional status of each functional unit.
Due to the large volume of test data and the extremely long test time for manufacturing test, considerable research has been done to reduce the structural test data volume. Test compaction techniques are generally categorized into dynamic and static compactions. Dynamic compaction is applied during test generation while static compaction is applied after test generation. Rudnick and Patel [14] have proposed dynamic test compaction for sequential circuits using fault simulation and genetic algorithms. El-Maleh and Osais [5] have presented decomposition-based static compaction algorithms where a test vector is decomposed into atomic components and the test vector is eliminated if its components can be all moved to other test vectors. Set covering has been applied to static compaction procedures for combinational circuits using the fault detection matrix [6, 9] . Dimopoulos and Linardis [4] have modeled static compaction for sequential circuits as a set-covering problem. The matrix reduction techniques [18] can be applied to mitigate the complexity of set covering by eliminating redundant rows (faults) and columns (test vectors) in the fault detection matrix.
A lot of structural test compaction techniques have been proposed in manufacturing test domain because they have a significant impact on overall testing cost and time. There has been no significant progress in functional test compaction in validation domain because functional tests are considered as one-time effort in design methodology. However, millions of tests are used in the current industrial practice, and regression test is conducted every day during design cycle. Therefore, reduction in functional tests will have significant impact on overall design effort by removing redundant tests as well as selecting effective tests.
FSM MODEL AND COVERAGE
Our FSM model can be generated from an Architecture Description Language (ADL) [12] specification by defining desired functionalities of a processor using states and their transition functions. The proposed FSM model is used to generate a set of test programs based on FSM coverage metrics. The test set is reusable during design validation at different levels of abstraction including specification and implementation.
FSM Modeling of Pipelined Processors
An FSM model is defined as M = (I, O, S, δ, λ) where I, O, S, δ, and λ are a finite set of inputs, outputs, states, state transition function δ : S × I → S, and output function λ : S × I → O, respectively. When the model M is in the state s (s ∈ S) and receives an input a (a ∈ I), it moves to the next state specified by δ(s, a) and produces an output given by λ(s, a). For an initial state s1, an input sequence x = a1, ..., a k takes the M successively to states si+1 = δ(si, ai), i = 1, ..., k with the final state s k+1 . In the pipelined processor FSM model, assuming each ai corresponds to instruction(s) fetched from instruction cache (or memory), the input instruction sequence x = a1, ..., a k can be used as a test program to exercise the path consisting of the states and the state transitions from s1 to s k+1 .
Modeling of FSM States
We create the functional states S in the form of binary data from the processor specification that contains both the pipelined structure and the behaviors of the processor. The proposed FSM model is based on interactions among functional units of the pipelined processor. A group of bits are assigned to describe the functional status of each functional unit. A functional state of the entire processor consists of bit concatenation of local states of all functional units. We denote the number of activities in the functional unit f uj by rj and the number of bits to be assigned to the unit by bj where j = 1, ..., U and U is the number of functional units in the processor. Therefore, the total number of bits to describe the processor FSM states is N = P U j=1 bj. We denote the number of states in the machine M by N S = |S| = 2 N . The state of functional unit f uj is denoted as ssj using bj bits and the state s k of the processor FSM can be defined by concatenating ss1, ss2, ..., ssU .
For example, we assign two bits to represent four functional states of Fetch (IF) unit: '00' for idle, '01' for normal operation (instruction fetch), '10' for stall, and '11' for exception. Figure 2 shows an example of the FSM states of the pipelined processor. Given that all the functional units have only four possible states, each unit requires 2 bits for its four functionalities. This binary format of functional FSM model provides an efficient indexing mechanism to access and analyze each functional state. In addition, next states can be described as Boolean functions. For example, assuming the 
Modeling of FSM Transitions
The state transition functions are based on pipeline behaviors of processors. The pipeline behaviors are the rules in each pipeline stage that determine when instructions can move to the next stage and when they cannot. For pipeline behavior modeling, we decompose the entire processor FSM into smaller FSMs at functional unit level. Since not all the functional units affect the next states of other functional units, the transition functions of the FSM can be decomposed into sub-functions each of which is dedicated to a specific functional unit. Figure 3(b) shows the pipeline interaction of the functional unit f ui,j. The state of f ui,j at time step t is decided by the previous and current states of units f u k,j−1 and f u l,j+1 as well as itself. For example, if f u l,j+1 and f ui,j are on the same pipeline and f u l,j+1 is in the stall state at time step t, then f ui,j should be in stall state because the instruction in f ui,j cannot go to the next stage f u l,j+1 . Considering feedback loop such as data forwarding in the pipelined processor, f ui,j at time t will be affected by the state of f ui,j+α at (t − 1) where 0 ≤ α ≤ D.
Based on the pipeline behavior, the state transition to the functional unit f ui,j at time step t is defined as ssi,j(t) = f (ss k,j−1 (t − 1), ssi,j(t − 1), ss l,j+1 (t − 1), ss l,j+1 (t)). Here, ssi,j(t) represents a set of bits to describe the functional state of f ui,j at time t, and f represents a transition function decided by unit interactions. Therefore, the state s of the processor FSM can be expressed by concatenating ssi,j where i = 1, ..., U and 1 ≤ j ≤ D.
Functional Coverage
State coverage and transition coverage are used as coverage metrics to generate a test set. State coverage ensures that every state of an FSM has been visited. Transition coverage ensures that every transition between FSM states has been traversed.
The 
COMPACTION OF FSM MODEL
The state and transition compaction of an FSM plays a major role in efficient test generation since reduction of one state or transition implies one less test vector to generate and apply on RTL implementation. The basic idea is to identify and eliminate all the unreachable and redundant states as well as transitions with respect to coverage-driven test generation.
Identifying Unreachable States
We use functional constraints described in the processor specification to distinguish unreachable states from reachable ones. The constraints are represented as binary patterns of FSM states. The states with these patterns are removed from the FSM and they are not considered during test generation and coverage analysis since they are unreachable. For example, assume that decode (ID) unit has the single instruction issue constraint and there are two parallel execution units EX1 and EX2 in the next pipeline stage.
Since only one instruction can be passed to either EX1 or EX2, both execution units cannot be in normal operation (executes a valid instruction) at the same time. Assuming that EX1 and EX2 correspond to the state variables B6B5 and B4B3 respectively in 8-bit FSM processor state model, the binary pattern 'xx0101xx' represents unreachable states for the single issue constraint, where '01' represents the unit state of normal operation and 'x' represents '0' or '1'. By applying all the functional constraints described in the processor specification, we can identify the unreachable states in the FSM and compute the number of reachable states.
Identifying Illegal State Transitions
Extracting FSM state transitions at the processor level is very difficult since specification documents do not include relation of processor-level states in general. However, the processor specification provides the rules in each pipeline unit about when instructions can move to the next stage and when they cannot. These pipeline behaviors are used to identify illegal state transitions. We also leverage the decomposition of a processor state transition into functional unit level transitions. For example, if the state of a functional unit ssi,j is in normal operation at time t, then the state of the unit in the previous stage (ss k,j−1 ) cannot be in idle state at time t − 1 since the instruction in f ui,j must be ready at the previous pipeline stage at time t − 1. Sub-state transition rules between units are shown above assuming four functional activities at each unit and one register between consecutive pipeline stages. For example, in Table 1 , if ss k,j−1 (t − 1) = stall, then ssi,j(t) can be either in idle or stall state because no instruction moves from the previous stage. In Table 2 and Table 3 , if ss k,j−1 (t − 1) or ss l,j+1 (t − 1) = exception, then ssi,j(t) should be in idle state to flush the following instructions in the pipeline.
Identifying Redundancy
We define redundant states and transitions in terms of coverage-driven test generation. A state (transition) is redundant if the test generated for activating any other states or transitions has to go through this state (transition). This redundant state (transition) is called an inevitable state (transition). Identifying a redundant state (transition) is similar to finding fault dominance in manufacturing test compaction except the fact that in this case we do not need the generated tests. 
TEST GENERATION
FSM coverage metrics provide a mechanism to evaluate verification progress. In FSM coverage-driven test generation, tests are created to activate a target coverage point (state or transition).
Coverage-driven Test Selection
Once all the unreachable and redundant tests are removed, one of the uncovered states or transitions is chosen as a target for directed test generation. Each state (binary index number) has a flag to indicate whether the state is covered or not. The flag is called StateCovered flag and is initialized to 0. Each state also has a list of its neighboring states, i.e., a list of its transitions. In the list, each neighboring state has two flags to indicate whether the state is a next state or a previous state and whether the transition to/from the neighboring state is covered or not. The second flag is called TransitionCovered flag and is initialized to 0.
Beginning from a target state, we search for an FSM path that can cover maximum number of states and transitions. For backward path, one of the previous neighboring states is selected that has TransitionCovered =0. A pair of state and transition is covered by setting value 1 for StateCovered of the current state and TransitionCovered of the previous state. This process continues until the path traversal reaches an initial state. If all of the previous states in the neighbor list are covered (TransitionCovered =1) at the current state, we check the neighbor list of the previous states to determine whether the path includes any uncovered state and transition. We extend the search space until an uncovered state/transition is encountered, or until the number of backward transitions reaches its upper bound (maximum number of clock cycles in which an instruction can stay in the processor pipeline). Similarly, we complete the path by tracing forward to a final state from the target point. We continue path generation until all states and transitions in the FSM are covered, i.e., all of the StateCovered and TransitionCovered flags are set to 1.
Directed Test Generation
We use model checking for directed test generation because of its capability of automatically producing a counterexample. Figure 5 shows a test generation framework using model checking [10, 11] . In this scenario, a desired behavior is expressed in the form of temporal logic property. A model checker exhaustively searches all reachable states of the processor model to check if the property holds (verification) or not (falsification). If the model checker finds any reachable state that does not satisfy the property, it produces a counterexample. This falsification can be quite effectively exploited for test generation. Instead of a desired property, its negated version is applied to model checking. A model checker produces a counterexample and corresponding input requirements. The input requirements of the processor model contains a sequence of instructions from an initial state to the point where the negated version of the property fails.
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Model Checker Figure 5 : Test generation using model checking
For example, a path selected in the previous section is described in the form of a temporal logic property EF p (i.e., there exists a path p in the processor model ) where p consists of the states at every time step on the path. Its negated property AG¬p (i.e., there is no such path p) is applied to the model checker. The model checker generates a counterexample path with an input instruction sequence. Since this counterexample path is the same as the selected path, the instruction sequence can be used as a test program to exercise the selected path.
EXPERIMENTS
We applied our test compaction methodology on a singleissue MIPS architecture [7] and a superscalar (dual-issue) e500 processor [19] . Figure 6 shows the MIPS architecture. There are 17 functional units. We consider four functional states (activities) of each unit: '00' for idle, '01' for normal operation, '10' for stall, and '11' for exception. Figure 7 shows the functional FSM model of the processor in the form of 33-bit binary. We assume that WB has only two states (idle and normal operation), and IALU and DIV have the exception state for overflow and divide-by-zero, respectively. All other functional units have three states (idle, normal operation, and stall). In the figure, the term "oper" represents "normal operation". Therefore, theoretically possible number of states is 2 × 4 × 4 × 3 14 ≃ 153 × 10 6 . Unreachable states are removed by using the constraints of processor behavior such as single issue requirement. For example, the unreachable binary pattern 'xxxx...0101xxxx' (where x is a don't-care bit) represents the single issue constraint that two execution units IALU and MUL1 cannot be in normal operation at the same clock cycle. We also applied our test generation methodology on a simplified version of the dual-issue e500 processor based on the Power Architecture T M Technology 2 [19] . Figure 8 shows the dual-issue e500 architecture. It has seven pipeline stages and 15 functional units. We used the 29-bit FSM model for the e500 processor with the same assumption as the MIPS processor. Theoretically possible number of states is 22.7 × 10 6 . In our experiment, the e500 processor has less number of states compared to the MIPS processor because we modeled 15 functional units by assuming only single instruction buffer between neighboring pipeline stages. Table 5 presents the results of test compaction for e500 architecture. Our approach generates 92.6% overall reduction in directed tests. 
CONCLUSIONS
Functional verification is a major bottleneck in pipelined processor design methodology. Simulation is widely used for processor validation using billions of random and constrainedrandom tests. The directed tests can significantly reduce overall validation effort since directed tests require a smaller test set compared to random tests to achieve the same functional coverage goal. However, the number of directed tests can be still extremely large -in the order of millions. This paper presented a functional test compaction technique that can significantly reduce the number of directed tests without sacrificing the functional coverage. This paper made three important contributions. First, it developed an efficient FSM model of pipelined processors and defined FSM state and transition coverage based on pipeline interactions. Second, we developed an FSM compaction technique to eliminate redundant states/transitions that can be covered by the remaining states/transitions with respect to test generation. Finally, we developed efficient techniques for fault selection and test generation to reduce overall validation effort. Our experimental results using MIPS and e500 processors demonstrated more than 90% reduction in functional tests without sacrificing the coverage goal.
